
**Figure 1****Figure 2**




Figure 3

SET sequence for Output state	input A -I (0)	input A -I (0) input B +I (1)	input A +I (1) input B -I (0)	input A +I (1) input B +I (1)	Logic table															
A,B,C=+I A,B=-I	 	 	 	 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>out</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> OR	A	B	out	0	0	0	1	0	1	0	1	1	1	1	1
A	B	out																		
0	0	0																		
1	0	1																		
0	1	1																		
1	1	1																		
A,B,C=+I A,B=-I	 	 	 	 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>out</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> AND	A	B	out	0	0	0	1	0	0	0	1	0	1	1	1
A	B	out																		
0	0	0																		
1	0	0																		
0	1	0																		
1	1	1																		
A,B,C=-I A,B=-I	 	 	 	 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>out</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> NOR	A	B	out	0	0	1	1	0	0	0	1	0	1	1	0
A	B	out																		
0	0	1																		
1	0	0																		
0	1	0																		
1	1	0																		
A,B,C=-I A,B=-I	 	 	 	 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>out</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> NAND	A	B	out	0	0	1	1	0	1	0	1	1	1	1	0
A	B	out																		
0	0	1																		
1	0	1																		
0	1	1																		
1	1	0																		

Figure 4




Figure 5




Figure 6




Figure 7




Figure 8
(state of the art)